Doping top-down e-beam fabricated germanium nanowires using molecular monolayers by Long, Brenda et al.
UCC Library and UCC researchers have made this item openly available.
Please let us know how this has helped you. Thanks!
Title Doping top-down e-beam fabricated germanium nanowires using
molecular monolayers
Author(s) Long, Brenda; Alessio Verni, Giuseppe; O'Connell, John; Shayesteh,
Maryam; Gangnaik, Anushka S.; Georgiev, Yordan M.; Carolan, Patrick
B.; O'Connell, Dan; Kuhn, K. J.; Clendenning, Scott B.; Nagle, Roger
E.; Duffy, Ray; Holmes, Justin D.
Publication date 2016-10-27
Original citation Long, B., Alessio Verni, G., O’Connell, J., Shayesteh, M., Gangnaik, A.,
Georgiev, Y. M., Carolan, P., O’Connell, D., Kuhn, K. J., Clendenning,
S. B., Nagle, R., Duffy, R. and Holmes, J. D. (2017) 'Doping top-down
e-beam fabricated germanium nanowires using molecular monolayers',
Materials Science in Semiconductor Processing, 62, pp. 196-200. doi:
10.1016/j.mssp.2016.10.038




Access to the full text of the published version may require a
subscription.
Rights © 2016 Elsevier. This manuscript version is made available under
the CC-BY-NC-ND 4.0 license
http://creativecommons.org/licenses/by-nc-nd/4.0/
http://creativecommons.org/licenses/by-nc-nd/4.0/
Embargo information Access to this article is restricted until 24 months after publication by the
request of the publisher.






Doping Top-down e-Beam Fabricated Germanium
Nanowires Using Molecular Monolayers
B. Long, G. Alessio Verni, J. O’Connell, M.
Shayesteh, A. Gangnaik, Y.M. Georgiev, P.
Carolan, D. O’Connell, K.J. Kuhn, S.B.




To appear in: Materials Science in Semiconductor Processing
Received date: 25 July 2016
Revised date: 17 October 2016
Accepted date: 20 October 2016
Cite this article as: B. Long, G. Alessio Verni, J. O’Connell, M. Shayesteh, A.
Gangnaik, Y.M. Georgiev, P. Carolan, D. O’Connell, K.J. Kuhn, S.B.
Clendenning, R. Nagle, R. Duffy and J.D. Holmes, Doping Top-down e-Beam
Fabricated Germanium Nanowires Using Molecular Monolayers, Materials
Science in Semiconductor Processing,
http://dx.doi.org/10.1016/j.mssp.2016.10.038
This is a PDF file of an unedited manuscript that has been accepted for
publication. As a service to our customers we are providing this early version of
the manuscript. The manuscript will undergo copyediting, typesetting, and
review of the resulting galley proof before it is published in its final citable form.
Please note that during the production process errors may be discovered which
could affect the content, and all legal disclaimers that apply to the journal pertain.
www.elsevier.com/locate/matsci
 1 
Doping Top-down e-Beam Fabricated Germanium 
Nanowires Using Molecular Monolayers 
B. Long,
a,b,c*















 K. J. Kuhn,
d,e












Tyndall National Institute, University College Cork, Lee Maltings, Dyke Parade, Cork, Ireland,  
b
Materials Chemistry & Analysis Group, Department of Chemistry, University College Cork,  
c
Advanced Materials and BioEngineering Research (AMBER), Trinity College Dublin, Dublin 2, 
Ireland,  
d
Currently Department of Materials Science and Engineering, Cornell University, Ithaca, NY, 
USA.  
e
Components Research, Intel Corporation, Hillsboro, Oregon, USA. 
 
*
correspondence to:  brenda.long@ucc.ie 







 This paper describes molecular layer doping of Ge nanowires. Molecules containing dopant 
atoms are chemically bound to a germanium surface.  Subsequent annealing enables the dopant 
atoms from the surface bound molecules to diffuse into the underlying substrate.  Electrical and 
material characterization was carried out, including an assessment of the Ge surface, carrier 
concentrations and crystal quality. Significantly, the intrinsic resistance of Ge nanowires with 




State-of-the-art microprocessors contain several billion transistors over a ~6 cm
2
 area.[1] This 
enormous device density has been made possible by continuous transistor scaling.
 
 However, in 
the last 10 to 15 years issues, such as increased leakage current, directly related to device scaling, 
[2] have necessitated radical changes in fabrication procedures, one of which has been the need 
to transition from planar to non-planar device architectures.[3]  
 
Traditional architectures, with planar bulk substrates and highly doped channels for short-
channel-effect control became problematic due to scaling, necessitating the development of non-
planar devices (e.g. multigate FETs such as FinFETs).  These architectures enabled better 
switching control, minimizing leakage current issues. Unfortunately, standard industrial 
techniques for doping, e.g. ion implantation, were designed for the former.[4] Doping, or the 
introduction of impurity atoms, a fundamental process step in the fabrication of integrated 
circuits, allows tuning of the electrical properties of the semiconductor material. Ion 
implantation, however, is destructive to the crystal structure of the semiconductor and too mono-
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directional for modern device architectures.  These problems are depicted graphically in Scheme 
1(a). A TEM cross-section of a Ge fin that has been implanted with P is shown in Scheme 1(b).  
Amorphisation of the crystal structure of the target substrate is normal after implantation but 
subsequent high temp annealing induces recrystallization. On planar substrates this was 
satisfactory however for non-planar device architectures, residual defects, such as twin 
boundaries, remain.  Furthermore, as the fin width decreases further complete recrystallization, 
even with defects, will not be possible.[5]  
 
Scheme 1. (a) Depiction of ion implantation and associated problems for small dimension fin structures, (b) 
cross sectional TEM of ion implanted Ge fin pre- and post-anneal indicating presence of residual defects in 
recrystallized structure and (c) depiction of MLD as a process that will overcome problems associated with 




Molecular layer doping (MLD), pioneered by the Javey Group [6] has been shown to non-
destructively dope planar Si substrates. Since then a number of III-V materials  have been doped 
using molecular layers.[7-10]  MLD is based on surface functionalization and has the potential 












(c) Molecular Layer Doping
As
(b) P implanted Ge fin
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semiconductor (as depicted in Scheme 1 (c)).  Thermal decomposition of this molecular layer 
enables the freed-up dopant atoms to diffuse into the underlying semiconductor.  Furthermore, 
minimal damage to the crystal structure of this substrate occurs, due to the gentle nature of the 
process. 
As well as exploring new methods for doping, new materials with higher carrier mobilities than 
Si are also being investigated.  To date improved performance has been achieved mostly through 
transistor scaling with the economic benefit of reusing existing infrastructure.  For this trend to 
continue moving to a high carrier mobility material which can enable reduced power 
consumption (by delivering a fixed drive current and circuit speed at a reduced power supply 
voltage) is a priority.  Materials such as graphene,[11]  transition metal dichalcogenides (TMDs) 
[12]and III-Vs [13] are being considered.  Germanium (Ge), however, is a particularly attractive 
replacement for Si due to its enhanced electron and hole mobilities, and CMOS (complementary 
metal oxide semiconductor) compatibility, allowing Ge to be processed on existing Si 
technology platforms. Recent progress of ultra-shallow doping of n-type Ge using phosphorus 
has included several works using phosphine, as well as tunable δ-doping with near-monolayer P 
using P2[14-18]. However these works were based on doping planar surfaces, and to the best of 
our knowledge were not yet transferred to nanowire device applications. 
In general, processing and chemical techniques employed by Si are broadly transferrable to Ge, 
however, due to the unstable oxide of Ge, the surface chemistry is vastly more challenging. This 
study focuses on MLD of Ge with arsenic for a variety of reasons: 1) the relatively high 
equilibrium solubility of arsenic in Ge and 2) arsenic ability to in-diffuse in Ge.  In this research, 
molecules containing arsenic were chemically bound in self-limiting monolayers to Ge surfaces 
resulting in doped substrates after annealing.  Material characterization showed that the integrity 
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of the surface was maintained and the underlying crystal structure was not damaged, while 
electrical characterization showed several orders of magnitude decrease in resistance.  
 
MATERIALS AND METHODS 
All chemicals, purchased from Sigma-Aldrich were reagent grade and used as received.  All 
experiments on unpatterned substrates were carried out on Ge(100) wafers purchased from 





The nanowire samples were fabricated from undoped (100) germanium-on-insulator (GeOI), 
with a Ge thickness of 50 nm. 
 
Material and Electrical Characterization: Atomic force microscopy (AFM) was implemented 
in tapping/non-contact mode at room temperature over a 3×3 µm scanning area.  Cross-sectional 
transmission electron microscopy (TEM) was carried out using JEOL 2100 HRTEM operated at 
200 kV.  Cross-section samples were obtained by using FEI’s Dual Beam Helios Nanolab 
system.  For electrical characterisation Keithley 37100 and Keithley 2602 parameter analyser 
were used.  Secondary ion mass spectrometry (SIMS) was performed on doped samples to obtain 
the total dopant concentration.  SIMS analysis typically has a standard error of 20 % in 
concentration and a 10 % relative error from sample to sample.  SIMS analysis was carried out 
on a CAMECA IMS 4FE6 system, available at the UMS-CNRS Castaing Characterization 
Centre in Toulouse. Electrochemical capacitance voltage (ECV) profiling was used to determine 
the active carrier concentration in doped samples, using thiron as the etchant. The technique uses 
an electrolyte-semiconductor Schottky contact to create a depletion region, which behaves like a 
capacitor. The measurement of the capacitance provides information of the electrically active 
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doping densities. Depth profiling is achieved by electrolytically etching the semiconductor 
between the capacitance measurements. The process is repeated for multiple steps, generating a 
carrier profile. It is a destructive technique, as there is a crater on the sample after the 
measurement is finished. No special test structure is required, it is performed on an unpatterned 
surface. For ECV data presented here, errors did not exceed 20 %. X-ray photoelectron 
spectroscopy (XPS) was carried out with a VG Scientific Escalab MKII system using Mg X-rays 
at 1253 eV.  Survey scans were performed using a pass energy of 200 eV and core level scans at 
a pass energy of 20 eV. 
 
MLD Procedure: Synthesis of triallyarsine (TAA) was carried out using a published 
procedure.[19]  As TAA is a toxic material it should be handled with care using adequate PPE.  
Due to its unstable nature it must be stored in an inert atmosphere while minimizing its exposure 
to air during transfer.  
 
Substrate Preparation: Ge was degreased by sonicating in acetone for 180 s, rinsed in IPA and 
dried under a stream of nitrogen, before being immersed in a 10 % HF solution for 10 min, 
removed and dried under a stream of nitrogen.  Ge was prepared immediately prior to reaction 
with TAA to minimize any possible re-oxidation.  
 
Reaction of TAA with Ge: A solution of TAA in IPA (1:5) was degassed using 3  freeze/thaw 
cycles and transferred to a quartz flask containing the clean Ge substrate. The sample was 
irradiated for 2 h with UV light ( = 254 nm) after which it was removed and rinsed several 
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times with IPA and acetone. All functionalization experiments were carried out in an inert 
atmosphere.  
 
Capping Layer Deposition: SiO2 capping layers were deposited used three different methods: 50 
nm of oxide was sputtered, evaporated or deposited using CV538 +53D.  The annealing step was 
carried out in the presence if these oxides, after which they were removed using a standard BOE 
etch. 
 
GeOI Nanowire Fabrication and Doping: The procedure for the fabrication of GeOI 
nanowires was previously published.[7]  GeOI nanowire samples was degreased and immersed 
in HBr (10 %) for 10 min to remove the native oxide and passivate with Br termination.  The 
functionalization procedure was the same as for blanket samples.  No capping layer was applied 
as removing it would damage the underlying oxide in the GeOI.  
 
RESULTS AND DISCUSSION 
MLD was first carried out on blanket samples as a number of our analysis techniques (e.g. AFM, 
ECV, SIMS) required large areas for analysis.  Initial process parameters necessary to diffuse 
dopant atoms from molecules attached to the surface into the underlying Ge, were established 
before transferring the process to the nanowires. 
 
A hydrogermylation reaction, developed by the Buriak Group[20] was used to chemically bind 
the arsenic-containing-molecule, triallylarsine (TAA), to the Ge surface forming a self-limiting 
monolayer that  allows the number of dopant atoms exposed to the substrate to be controlled. 
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Based on a calculation where each TAA molecule occupies an ~1 nm
2
 area and assuming
 
the 




 can be delivered to 
the underlying substrate. As attractive feature of MLD is that the doping concentration can be 
fine-tuned by changing the size of the organic cage surrounding the dopant atom.  
 
Initial studies focused on the annealing conditions required to diffuse dopant atoms from 
molecules attached to the surface into the substrate. Rapid thermal annealing (RTA) was 
employed to achieve this.  The use of RTA required a thermal budget to be established where the 
aim is to maximize the concentration of dopant atoms while minimizing their diffusion depth.  
Initial thermal budgets employed were 650C for 60 s and 700 C for 300 s.  Data from these 
anneals were obtained from both electrochemical capacitance voltage (ECV) and secondary ion 
mass spectrometry (SIMS) profiling (Figure 1).  
 
Figure 1: SIMS (solid line) versus ECV for carrier profiling of arsenic doped Ge performed by 






























650 oC; 60 s




ECV measures the active dopant concentration while SIMS measures the total dopant 
concentration.  Interestingly, both ECV and SIMS gave the same dopant profiles within 
experimental error, suggesting that all the diffused dopant atoms have been activated.   
 
The diffusion at 700 C was considered too deep whilst at low annealing temperatures (i.e. 550 




) of the dopant atoms were incorporated into 
Ge.  For these reasons, 650 C was considered the optimal annealing temperature in our system.  
Further optimisation showed that annealing at 650 for 10 s gave best results. 
 
Capping Layer: Traditional MLD processing uses a capping layer for the annealing step to 
prevent evaporation of the molecular layer. However, the nanowires for this study were 
fabricated on GeOI, therefore from a processing point of view it would be beneficial to avoid 
using a capping layer as the underlying GeOI oxide may be affected during capping layer 
removal. In this study silicon oxide (SiO2) was deposited by three different methods onto the 
surface of TAA-functionalised Ge substrates.  50 nm of SiO2 was deposited by 1) sputtering, 2) 
chemical vapour deposition (CVD) and 3) evaporation.  A forth sample was processed alongside 
these where no capping layer was used.  In all cases the samples were annealed for 10 s at 650 
o
C.   
 
Figure 2 shows the data from the capping layer study.  Evaporated SiO2, known to be less dense 
and more porous, showed lower carrier concentrations when compared with either CVD 
deposited or sputtered SiO2.  Most interesting however was the sample with no capping layer, 
although the incorporated carrier concentration was less than for some of the capped samples, it 
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was still reasonable.  Though there will be competition between the dopant atoms’ diffusion into 
the underlying Ge v’s evaporation into the chamber these results clearly shows the preference for 
the As to diffuse into the substrate.  Hence, this data shows that it is possible to reduce the 
complexity of the MLD process, by reducing the number of steps required, i.e. no capping layer, 
which holds significant industrial value. 
 
Figure 2: ECV results for samples with various (or no) SiO2 capping layers. RTA was carried out 
for 1 s at 650 C. 
 
Reduced resistance in top-down GeOI Nanowires: In order to properly evaluate MLD-based 
doping process for nanowires, top-down patterned Ge nanowires were fabricated (three 
nanowires of each size ranging from 30 nm to 1000 nm in diameter were measured). The test 
structure used to electrically characterize the access resistance modification by MLD is shown in 
a representative SEM image as an inset in Figure 3.  The device constructed was a four probe 
structure, with a user-defined current forced through the outer two electrodes, and the inner two 








































The current in the nanowire was fixed, set by the test equipment.  Electrodes were set to “sense” 
mode by defining them as a current source on the parameter analyser tool, with the current set to 
zero.  There was no current flow into the sense electrodes, so there should be no voltage drop at 
those pads, and thus the voltage drop across the nanowire only can be extracted, as shown in 
Figure 3.  There might be a voltage drop at the contact pads through which the current is forced, 
however because of the design of the test structure, any drop was filtered out.  Representative 
current versus voltage characteristics are shown in Figure 3 for Ge nanowires with a range of 
widths.  The current was found to be linearly dependent on the voltage and passed through the 
origin.  As the nanowire width was scaled the current level dropped, as expected.  Before the 
MLD process was applied to the nanowires, the current was in the pico-Amp range.  Hence the 
MLD process has altered the resistance of the nanowires by several orders of magnitude.  
 
Figure 3: I-V data showing scaling of current with reduced width of nanowire. The inset shows the 








































TEM analysis of MLD-doped nanowires was performed to determine their crystal quality post-
processing.  Doping thin body semiconductors by conventional means, i.e. ion implantation, 
often leads to the formation of visible crystal defects such as twin boundary defects and stacking 
faults [5] usually easily detectable by TEM imaging. We don’t wish to claim that post-MLD the 
semiconductor is entirely defect-free (many crystal defects are too small for this kind HR-TEM 
imaging), but we do wish to state the typical defects associated with impurity doping nanowires 
(e.g. {111}s, etc.) are not present, which in itself is an achievement. 
 
Figure 4 (a) shows a TEM cross section of a 50 nm test structure while Figure 4(b) shows a high 
resolution image of a Ge nanowire post-MLD where the <111> and <100> directions are shown.  
The Fast Fourier Transform (FFT) shown in the inset of Figure 4(b) shows the highly crystalline 
nature of the nanowire, consistent with an absence of stacking fault and defects and consistent 
with the gentle nature of the MLD process.  
 
 
Figure 4 (a) TEM micrograph of a section of the 50 nm Ge nanowire test device, (b) Magnified 
HRTEM micrograph of the nanowire with the <111> and <100> directions indicated.  The FFT 
shown in the inset of (b) shows the highly crystalline nature of the nanowire.  There are no 









were consistently achieved, but RTA was found to be a limiting factor in achieving 




in Ge.  Future work will involve exploration of more 
advance annealing techniques such as laser and flashlamp annealing.  This MLD procedure was 
transferred from blanket samples to GeOI nanowires with diameters down to 30 nm, where the 
resistance of the nanowires was reduced by several orders of magnitude. High resolution TEM 
analysis shows that there are no visible defects generated during this process.  Furthermore, for 
the first time our study showed that even without a capping layer MLD of Ge was successful, an 
important consideration for application of this process in industry.  
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